

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD
DATE

ENG APPD
DATE

C

399027

PRODUCTION RELEASED

09/09/05

?

D

C

B

A

PDFCSA

CONTENTS

SYNC MASTER

DATE

1

1

Table Of Contents

N/A

N/A

2

2

Board Information

N/A

N/A

3

3

System Block Diagram

N/A

N/A

4

4

Power Block Diagram

N/A

N/A

5

5

Revision History

N/A

N/A

6

6

Q16C Pin Swaps

N/A

N/A

7

7

Functional Test Points

N/A

N/A

8

8

I2C Connections

N/A

N/A

9

9

JTAG Connections

N/A

N/A

10

10

Power Synonyms

N/A

N/A

11

11

Signal Synonyms

N/A

N/A

12

12

Power Inputs

N/A

N/A

13

13

Battery Charger

N/A

N/A

14

14

12.8V PBUS/PMU Supplies

N/A

N/A

15

15

5V/3.3V Supplies

N/A

N/A

16

16

1.8V/1.5V Supplies

N/A

N/A

17

17

2.5V Supply

N/A

N/A

18

19

Vesta Power & Misc

N/A

N/A

19

21

I2 Power

N/A

N/A

20

22

I2 Power Supplies

N/A

N/A

21

23

I2 Supplemental

N/A

N/A

22

24

I2 Miscellaneous

N/A

N/A

23

25

PCI Clock Buffer

N/A

N/A

24

26

LEDs/Reset/Debug

N/A

N/A

25

27

Power Management Unit (PMU05)

N/A

N/A

26

29

Power Sequencing

N/A

N/A

27

30

Fan Controller

N/A

N/A

28

31

ALS Support

N/A

N/A

29

32

Sudden Motion Sensor

N/A

N/A

30

33

Q16C Internal I/O I

N/A

N/A

31

34

Q16C Internal I/O II

N/A

N/A

32

35

I2 Processor Interface

N/A

N/A

33

36

A8 MaxBus (CPU0)

MULLET

08/02/2005

34

37

A8 Configuration Straps

MULLET

08/02/2005

35

38

A8 Power (CPU0)

MULLET

08/02/2005

36

39

CPU VCore Supply

N/A

N/A

37

46

CPU AVDD Supply

N/A

N/A

38

47

I2 Memory Interface

N/A

N/A

39

48

Memory Series Termination

N/A

N/A

40

50

DDR2 SO-DIMM Slot A

N/A

N/A

PDFCSA

CONTENTS

SYNC MASTER

DATE

41

52

DDR2 SO-DIMM Slot B

N/A

N/A

42

55

M11 Frame Buffer Constraints

N/A

N/A

43

56

I2 AGP Interface

N/A

N/A

44

57

GPU (M11) AGP Interface

N/A

N/A

45

58

GPU VCore Supply

N/A

N/A

46

59

GPU (M11) Core Power

N/A

N/A

47

60

GPU (M11) I/O Power

N/A

N/A

48

61

GPU (M11) Frame Buffer I/F

N/A

N/A

49

62

GPU Frame Buffer A

N/A

N/A

50

63

GPU Frame Buffer B

N/A

N/A

51

64

GPU (M11) GPIOs/Straps

N/A

N/A

52

65

GPU (M11) Clocks/Misc

N/A

N/A

53

66

GPU (M11) DVI/DAC Outputs

N/A

N/A

54

67

Lower TMDS Transmitter

N/A

N/A

55

68

Upper TMDS Transmitter

N/A

N/A

56

69

Internal Display Conns

N/A

N/A

57

70

External Display Conns

N/A

N/A

58

71

BootROM

N/A

N/A

59

72

I2 PCI Interface

N/A

N/A

60

73

Q85 Airport/BT Connector

N/A

N/A

61

74

Cardbus

N/A

N/A

62

75

NEC USB2

N/A

N/A

63

81

I2 UATA Interface

N/A

N/A

64

82

HDD/ODD Connectors

N/A

N/A

65

84

I2 Ethernet Interface

N/A

N/A

66

85

Vesta Ethernet PHY

N/A

N/A

67

86

Ethernet Connector

N/A

N/A

68

88

I2 FireWire Interface

N/A

N/A

69

89

Vesta FireWire PHY

N/A

N/A

70

90

FireWire Ports

N/A

N/A

71

91

FireWire Series Term

N/A

N/A

72

92

I2 USB Interface

N/A

N/A

73

93

NEC USB2 Interface

N/A

N/A

74

100

Audio Board Connector

N/A

N/A

75

110

Spacing & Physical Constraints

N/A

N/A

76

111

Spacing & Physical Constraints 2

N/A

N/A

77

112

Cross Reference Page

78

113

Cross Reference Page

79

114

Cross Reference Page

80

115

Cross Reference Page

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

CRITICAL

BOM OPTION

051-6929

1

SCHEM,MARIAS-STD,Q16C

SCH1

820-1875

1

PCBF,MLB,Q16C

PCB1

CRITICAL

826-4393

1

LBL,P/N LABEL,PCB,28MM X 6MM

[EEE:SYU]

Q16C_BST_VRAM_S

826-4393

1

LBL,P/N LABEL,PCB,28MM X 6MM

[EEE:TMK]

Q16C_BST_VRAM_H

DIMENSIONS ARE IN MILLIMETERS

XX :

X.XX :

X.XXX :

ANGLES :

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

DESIGN CK

MFG APPD

DESIGNER

SCALE

MATERIAL/FINISH
NOTED AS
APPLICABLE

SIZE
D

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


TITLE
SCHEM,MARIAS-STD,Q16C

DRAWING NUMBER
051-6929

REV.
C

SHT 1 OF 115


	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																					
	Design-Specific Rules																																																																																																																																																																																																																																																																																																																																																																																																																												
	<table><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td>STANDARD</td><td>=DEFAULT</td><td>*</td><td>=DEFAULT</td><td>=DEFAULT</td><td>=DEFAULT</td><td>=DEFAULT</td><td>=DEFAULT</td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td>BGA_P1MM</td><td>10</td><td>*</td><td>0.10 MM</td><td>1.25 MM</td><td>0.1 MM</td><td>12.5 MM</td><td>15.0 MM</td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td>BGA_P2MM</td><td>20</td><td>*</td><td>0.20 MM</td><td>1.25 MM</td><td>0.1 MM</td><td>12.5 MM</td><td>15.0 MM</td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td>DEFAULT</td><td></td><td>*</td><td>0.1 MM</td><td>2.5 MM</td><td>0.15 MM</td><td>10.0 MM</td><td>15.0 MM</td></tr><tr><td colspan="8">TABLE_SPACING_ASSIGNMENT</td></tr><tr><td colspan="8">TABLE_SPACING_ASSIGNMENT</td></tr><tr><td>*</td><td></td><td></td><td>1MM</td><td>BGA_P1MM</td><td colspan="3" rowspan="2">"1MM" area defined around BGAs to reduce DRCs caused by fan-out.</td></tr><tr><td colspan="8">TABLE_SPACING_ASSIGNMENT</td></tr><tr><td>AGP_STB</td><td>*</td><td></td><td>1MM</td><td>BGA_P2MM</td><td colspan="3" rowspan="7">"BGA_P2MM" rule ensures these critical signals do not fan-out routed next to any other signals.</td></tr><tr><td colspan="8">TABLE_SPACING_ASSIGNMENT</td></tr><tr><td>CLOCK</td><td>*</td><td></td><td>1MM</td><td>BGA_P2MM</td></tr><tr><td colspan="8">TABLE_SPACING_ASSIGNMENT</td></tr><tr><td>RAM_DIFF</td><td>*</td><td></td><td>1MM</td><td>BGA_P2MM</td></tr><tr><td colspan="8">TABLE_PHYSICAL_RULE</td></tr><tr><td colspan="8">TABLE_PHYSICAL_RULE</td></tr><tr><td>STANDARD</td><td>*</td><td>=DEFAULT</td><td>=DEFAULT</td><td>=DEFAULT</td><td>=DEFAULT</td><td></td><td></td></tr><tr><td colspan="8">TABLE_PHYSICAL_RULE</td></tr><tr><td>DEFAULT</td><td>*</td><td>Y</td><td>0.100 MM</td><td>0.100 mm</td><td>1.25 MM</td><td></td><td></td></tr><tr><td colspan="8">Layer-specific rules for 90-ohm differential impedance</td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td>90_OHM_DIFF</td><td>TOP,BOTTOM</td><td></td><td>2.5 MM</td><td>0.200 MM</td><td>2.5 MM</td><td>1.0 MM</td><td></td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td>90_OHM_DIFF</td><td>*</td><td></td><td>2.5 MM</td><td>0.200 MM</td><td>2.5 MM</td><td>1.0 MM</td><td></td></tr><tr><td colspan="8">TABLE_PHYSICAL_RULE</td></tr><tr><td colspan="8">TABLE_PHYSICAL_RULE</td></tr><tr><td>90_OHM_DIFF</td><td>TOP,BOTTOM</td><td>Y</td><td>0.118 MM</td><td>0.1 MM</td><td>5 MM</td><td></td><td></td></tr><tr><td colspan="8">TABLE_PHYSICAL_RULE</td></tr><tr><td>90_OHM_DIFF</td><td>*</td><td>Y</td><td>0.125 MM</td><td>0.1 MM</td><td>5 MM</td><td></td><td></td></tr><tr><td colspan="8">Layer-specific rules for 100-ohm differential impedance</td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td>100_OHM_DIFF</td><td>TOP,BOTTOM</td><td></td><td>2.5 MM</td><td>0.200 MM</td><td>2.5 MM</td><td>1.0 MM</td><td></td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td>100_OHM_DIFF</td><td>*</td><td></td><td>2.5 MM</td><td>0.200 MM</td><td>2.5 MM</td><td>1.0 MM</td><td></td></tr><tr><td colspan="8">TABLE_PHYSICAL_RULE</td></tr><tr><td colspan="8">TABLE_PHYSICAL_RULE</td></tr><tr><td>100_OHM_DIFF</td><td>TOP,BOTTOM</td><td>Y</td><td>0.092 MM</td><td>0.1 MM</td><td>5 MM</td><td></td><td></td></tr><tr><td colspan="8">TABLE_PHYSICAL_RULE</td></tr><tr><td>100_OHM_DIFF</td><td>*</td><td>Y</td><td>0.100 MM</td><td>0.1 MM</td><td>5 MM</td><td></td><td></td></tr><tr><td colspan="8">Layer-specific rules for 110-ohm differential impedance</td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td>110_OHM_DIFF</td><td>TOP,BOTTOM</td><td></td><td>2.5 MM</td><td>0.330 MM</td><td>2.5 MM</td><td>1.0 MM</td><td></td></tr><tr><td colspan="8">TABLE_SPACING_RULE</td></tr><tr><td>110_OHM_DIFF</td><td>*</td><td></td><td>2.5 MM</td><td>0.300 MM</td><td>2.5 MM</td><td>1.0 MM</td><td></td></tr><tr><td colspan="8">TABLE_PHYSICAL_RULE</td></tr><tr><td colspan="2">TABLE_PHYSICAL_RULE</td></tr></table>	TABLE_SPACING_RULE								TABLE_SPACING_RULE								STANDARD	=DEFAULT	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	TABLE_SPACING_RULE								BGA_P1MM	10	*	0.10 MM	1.25 MM	0.1 MM	12.5 MM	15.0 MM	TABLE_SPACING_RULE								BGA_P2MM	20	*	0.20 MM	1.25 MM	0.1 MM	12.5 MM	15.0 MM	TABLE_SPACING_RULE								DEFAULT		*	0.1 MM	2.5 MM	0.15 MM	10.0 MM	15.0 MM	TABLE_SPACING_ASSIGNMENT								TABLE_SPACING_ASSIGNMENT								*			1MM	BGA_P1MM	"1MM" area defined around BGAs to reduce DRCs caused by fan-out.			TABLE_SPACING_ASSIGNMENT								AGP_STB	*		1MM	BGA_P2MM	"BGA_P2MM" rule ensures these critical signals do not fan-out routed next to any other signals.			TABLE_SPACING_ASSIGNMENT								CLOCK	*		1MM	BGA_P2MM	TABLE_SPACING_ASSIGNMENT								RAM_DIFF	*		1MM	BGA_P2MM	TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE								STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT			TABLE_PHYSICAL_RULE								DEFAULT	*	Y	0.100 MM	0.100 mm	1.25 MM			Layer-specific rules for 90-ohm differential impedance								TABLE_SPACING_RULE								TABLE_SPACING_RULE								90_OHM_DIFF	TOP,BOTTOM		2.5 MM	0.200 MM	2.5 MM	1.0 MM		TABLE_SPACING_RULE								90_OHM_DIFF	*		2.5 MM	0.200 MM	2.5 MM	1.0 MM		TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE								90_OHM_DIFF	TOP,BOTTOM	Y	0.118 MM	0.1 MM	5 MM			TABLE_PHYSICAL_RULE								90_OHM_DIFF	*	Y	0.125 MM	0.1 MM	5 MM			Layer-specific rules for 100-ohm differential impedance								TABLE_SPACING_RULE								TABLE_SPACING_RULE								100_OHM_DIFF	TOP,BOTTOM		2.5 MM	0.200 MM	2.5 MM	1.0 MM		TABLE_SPACING_RULE								100_OHM_DIFF	*		2.5 MM	0.200 MM	2.5 MM	1.0 MM		TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE								100_OHM_DIFF	TOP,BOTTOM	Y	0.092 MM	0.1 MM	5 MM			TABLE_PHYSICAL_RULE								100_OHM_DIFF	*	Y	0.100 MM	0.1 MM	5 MM			Layer-specific rules for 110-ohm differential impedance								TABLE_SPACING_RULE								TABLE_SPACING_RULE								110_OHM_DIFF	TOP,BOTTOM		2.5 MM	0.330 MM	2.5 MM	1.0 MM		TABLE_SPACING_RULE								110_OHM_DIFF	*		2.5 MM	0.300 MM	2.5 MM	1.0 MM		TABLE_PHYSICAL_RULE								TABLE_PHYSICAL_RULE	
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
STANDARD	=DEFAULT	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT																																																																																																																																																																																																																																																																																																																																																																																																																						
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
BGA_P1MM	10	*	0.10 MM	1.25 MM	0.1 MM	12.5 MM	15.0 MM																																																																																																																																																																																																																																																																																																																																																																																																																						
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
BGA_P2MM	20	*	0.20 MM	1.25 MM	0.1 MM	12.5 MM	15.0 MM																																																																																																																																																																																																																																																																																																																																																																																																																						
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
DEFAULT		*	0.1 MM	2.5 MM	0.15 MM	10.0 MM	15.0 MM																																																																																																																																																																																																																																																																																																																																																																																																																						
TABLE_SPACING_ASSIGNMENT																																																																																																																																																																																																																																																																																																																																																																																																																													
TABLE_SPACING_ASSIGNMENT																																																																																																																																																																																																																																																																																																																																																																																																																													
*			1MM	BGA_P1MM	"1MM" area defined around BGAs to reduce DRCs caused by fan-out.																																																																																																																																																																																																																																																																																																																																																																																																																								
TABLE_SPACING_ASSIGNMENT																																																																																																																																																																																																																																																																																																																																																																																																																													
AGP_STB	*		1MM	BGA_P2MM	"BGA_P2MM" rule ensures these critical signals do not fan-out routed next to any other signals.																																																																																																																																																																																																																																																																																																																																																																																																																								
TABLE_SPACING_ASSIGNMENT																																																																																																																																																																																																																																																																																																																																																																																																																													
CLOCK	*		1MM	BGA_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
TABLE_SPACING_ASSIGNMENT																																																																																																																																																																																																																																																																																																																																																																																																																													
RAM_DIFF	*		1MM	BGA_P2MM																																																																																																																																																																																																																																																																																																																																																																																																																									
TABLE_PHYSICAL_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
TABLE_PHYSICAL_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT																																																																																																																																																																																																																																																																																																																																																																																																																								
TABLE_PHYSICAL_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
DEFAULT	*	Y	0.100 MM	0.100 mm	1.25 MM																																																																																																																																																																																																																																																																																																																																																																																																																								
Layer-specific rules for 90-ohm differential impedance																																																																																																																																																																																																																																																																																																																																																																																																																													
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
90_OHM_DIFF	TOP,BOTTOM		2.5 MM	0.200 MM	2.5 MM	1.0 MM																																																																																																																																																																																																																																																																																																																																																																																																																							
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
90_OHM_DIFF	*		2.5 MM	0.200 MM	2.5 MM	1.0 MM																																																																																																																																																																																																																																																																																																																																																																																																																							
TABLE_PHYSICAL_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
TABLE_PHYSICAL_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
90_OHM_DIFF	TOP,BOTTOM	Y	0.118 MM	0.1 MM	5 MM																																																																																																																																																																																																																																																																																																																																																																																																																								
TABLE_PHYSICAL_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
90_OHM_DIFF	*	Y	0.125 MM	0.1 MM	5 MM																																																																																																																																																																																																																																																																																																																																																																																																																								
Layer-specific rules for 100-ohm differential impedance																																																																																																																																																																																																																																																																																																																																																																																																																													
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
100_OHM_DIFF	TOP,BOTTOM		2.5 MM	0.200 MM	2.5 MM	1.0 MM																																																																																																																																																																																																																																																																																																																																																																																																																							
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
100_OHM_DIFF	*		2.5 MM	0.200 MM	2.5 MM	1.0 MM																																																																																																																																																																																																																																																																																																																																																																																																																							
TABLE_PHYSICAL_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
TABLE_PHYSICAL_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
100_OHM_DIFF	TOP,BOTTOM	Y	0.092 MM	0.1 MM	5 MM																																																																																																																																																																																																																																																																																																																																																																																																																								
TABLE_PHYSICAL_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
100_OHM_DIFF	*	Y	0.100 MM	0.1 MM	5 MM																																																																																																																																																																																																																																																																																																																																																																																																																								
Layer-specific rules for 110-ohm differential impedance																																																																																																																																																																																																																																																																																																																																																																																																																													
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
110_OHM_DIFF	TOP,BOTTOM		2.5 MM	0.330 MM	2.5 MM	1.0 MM																																																																																																																																																																																																																																																																																																																																																																																																																							
TABLE_SPACING_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
110_OHM_DIFF	*		2.5 MM	0.300 MM	2.5 MM	1.0 MM																																																																																																																																																																																																																																																																																																																																																																																																																							
TABLE_PHYSICAL_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													
TABLE_PHYSICAL_RULE																																																																																																																																																																																																																																																																																																																																																																																																																													



SEE BOARD FILE FOR DETAILED INFORMATION
CONVENTIONAL CONSTRUCTION WITH Pxx TH VIA

TABLE_BOARD_INFO		
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, 1MM	MM

SIZE	DRAWING NUMBER		REV.
D	051-6929		C
SCALE		SHT	OF
NONE		2	115



System Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



REVISION HISTORY

EVT

04/04/2005	Beginning revision history
04/06/2005	Made DDR2 and FB pin swaps as requested by CM
04/06/2005	Changed connector moved to non-shared page
04/06/2005	Chassis grounds partitioned as in previous products
04/06/2005	Changed ACVcore to select the hooker
04/06/2005	Made additional FB pin swaps
04/11/2005	Added DDR2/DDR3/DDR4 RPAKs to RPAK2P (added RP4871, RP4876)
04/11/2005	Implemented more DDR2 pin swaps
04/11/2005	Implemented FireWire pin swaps
04/11/2005	Added remaining spacing and added physical rule tables
04/11/2005	Added upper LVDS channel to function 006 test RP250
04/11/2005	Changed ADC senseless to 006 test RP250
04/12/2005	Stuffed R2903 to disable FW port power when off on AC
04/12/2005	Changed ADC caps to XSR
04/12/2005	Corrected MIN LINE WIDTH properties on Pp3v3 PWRON
04/12/2005	Added DIGITAL PAIR properties at DVI connector
04/12/2005	Reduced MIN NECK WIDTH property on GND to 0.2 mm for TMDS parts
04/12/2005	Corrected MIN LINE WIDTH properties
04/12/2005	Added RAS DQS N pulldowns
04/12/2005	Added high/low swing BOMoptions for DVO on SI TMDS parts
04/12/2005	Added 1.5V DVO option to GPU
04/13/2005	Removed series R1 isolating VG from digital ground on FW ports (per design guide)
04/15/2005	Moved FB series R to page 61
04/18/2005	Corrected straps for GPU inputs and decoupling on GPU
04/18/2005	Corrected synonym problems on PMU port usage
04/19/2005	Added GPU VIO mid
04/19/2005	Added NO TEST properties to buses between JTAG enabled devices
04/20/2005	Corrected ENE power rail to PWRON from RUN (for Wake-on-LAN)
04/20/2005	Added COMPART1 teststraps to Pp3v3 teststraps guide
04/20/2005	Changed R580 to 6.34k to take GPU Vcore for design specific pin swaps
04/20/2005	Added R580 and removed R581
04/22/2005	Corrected STOP AGP L1 net name hooked to I2 now and removed redundant pullup
04/22/2005	Corrected internal I2 pullup
04/22/2005	Added ADC caps at PMU
04/22/2005	Corrected minimum distance for Vesta FireWire crystal (to 18Pf)
04/22/2005	Disconnected FW POWERDOWN from Vesta LWPW 1334 pin
04/22/2005	Corrected AGP L1 net name hooked to CPU battery current sense
05/03/2005	Changed Z2BUE CPU Vcore caps to 330 uF in 1334
05/03/2005	Changed GPU HWVERs into separate dividers
05/03/2005	Pinswapped UART 1/F DVO 1/F DVO 1/F DVO
05/04/2005	Added extra cap at input to I2 USB4VD
05/05/2005	Added series R to unused to debug signals (DTR/RTS)
05/05/2005	Added pulldown to Vesta LWPW 1334
05/05/2005	Added AGP signal between HDD and ODD connectors
05/10/2005	Various Pb-free component replacements
05/10/2005	Various Pb-free component replacements
05/16/2005	Pinswaps for I2 RPAKs to match up with Q41c style layout
05/16/2005	Added Bynix VRAM option and PCBAs
05/19/2005	Various Pb-free component replacements
05/19/2005	Added ISEN sync circuit
05/20/2005	Various Pb-free component replacements
05/20/2005	Added DND and ODD connectors
05/21/2005	Corrected AGP INT L connection between I2 and GPU
05/21/2005	Added VGA sync connection at GPU
05/23/2005	Release as REV 01 for Pre-EVT/EVT
05/23/2005	Added ZDB clock buffer for PCI clocks
05/25/2005	Various Pb-free component replacements
05/25/2005	Removed SMS P1 microcontroller
05/31/2005	Added 2.0 uF cap to GPU Vcore regulator output
05/31/2005	Added USB1 and USB2 physical rules on port connections
06/01/2005	Corrected FireWire VP caps to 100V
06/01/2005	Various Pb-free component replacements
06/02/2005	Released as REV 02 for EVT
06/03/2005	Changed R1 clock series Rs to 10 ohms
06/03/2005	Changed CPU clock series Rs to 10 ohms
06/07/2005	Updated BOM options on CPU Vcore and AVDD for 1.22,1.30, and 1.33V
06/07/2005	Released as REV 04 for EVT

DVT

06/28/2005	<ul style="list-style-type: none"> Added 10K pullup to VIO_VREG_LF Changed 02941 to level shift/pass FET to correct GPU VCore and CPU Vcore power sequencing Moved F50 to ST's PRS500-1 to correct powerup power state in sleep Moved #PP3V3 to 170-5B to RUN rail to correct pumpup problem in sleep Changed 50 USB2 to NEC BOMPTION Various 12V core power sequencing
07/06/2005	<ul style="list-style-type: none"> Changed TMS drive strength resistors to 301 ohm, which was built at EVT Added FET allow PWM control of trackpad power sequencing Added resistor mux for 12's MAXBUSB 170 I/O rail (PWRON vs RUN)
07/08/2005	<ul style="list-style-type: none"> Added resistor mux for 12's MAXBUSB 170 I/O rail (PWRON vs RUN)
07/09/2005	<ul style="list-style-type: none"> Removed 12's connection to T8BN (leakage path) Removed 32 5082 config Changed 32 68KHz crystal to new APN specifying 1uW drive parts
07/14/2005	<ul style="list-style-type: none"> Added line width constraints to L7C1625 and CPU Vcore gate nodes Added 12V core power sequencing in parallel with all 12 internal pullups
07/18/2005	<ul style="list-style-type: none"> Changed NEC USB2 series R value to 39.2 ohms Added 12V core power sequencing to PWRON Changed TMS transmitter ferrites to part with higher current rating (1.5A) Added BOMPTIONs for and stiffened CPU Vcore at 1.28V and 1.30V Added audio mux sequencing Moved UATA_DSTR0B6 cap to other side of series resistor
07/19/2005	<ul style="list-style-type: none"> Released as REV 07 for DVT
07/22/2005	<ul style="list-style-type: none"> Changed all external 12 GPIO pullups to 10K Added 12V core power sequencing to correct 12 2.5V pullup problem
07/25/2005	<ul style="list-style-type: none"> Replaced 37150329 with 37150300 Swapped 12 MAXBUSB 500m and 12 MAXBUSB 5000m BOMPTIONs Changed 12 Vcore Vsta as primary 12V core power sequencing
07/26/2005	<ul style="list-style-type: none"> Changed PCI ZDB output series term to 22 ohms Changed locations of 12V core pullups to 3 as alternate
07/29/2005	<ul style="list-style-type: none"> Released as REV 07 for DVT

Pre-PVT

```

08/02/2005 - Added R3985 10K pull down on JTAG CPXT_QUT_TCK
             Added R3973 10K pull down on CPXT_EXUT_QUAL on Mullet and sync'd
08/03/2005 - Changed C1721 and C2105 to 2200pF
             Changed C1730 to 5.6K
             Changed C1700 and C1701 and C2215 and C2216 to 47uF
08/16/2005 - Changed C3940 and C32205 to 7.5K
             Changed C3940 to 150K for ceramic caps
08/17/2005 - Changed power supply jumpers to shorts
             Changed C1460 and C1461 to 60V schottky to reduce reverse leakage
08/18/2005 - Changed R2400 to 10K for better Vcc sequencing timing
08/22/2005 - Added FETs to prevent leakage onto Vesta rails
08/24/2005 - Changed R2580 to 10K for better Vcc sequencing timing
             Added R5822 to 100K for power sequence improvement
             NO STUFFED R2580 for power sequence improvement
             Added REV 08 for power sequence improvement

```

PVT

```
08/29/2005 - Released as REV A for PVT
08/31/2005 - Stuffed R8420 with 10K, 5% to ensure MDIO logic levels
09/02/2005 - Stuffed R2464 to correct unused GPIO logic level
              - Changed MLB to 820-1940, which corrects tolerance on DIMM conn holes
```

C

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER
------	----------------

D	051-6929
---	----------

REV

C

SCALE

SHT

115

Enhanced MAC-1 Test Coverage

Functional test points use a P6 pad placed on bottom side.

POWER	PP24V ADAPTER	10	FUNC_TEST=YES	Place 2 TPs @ connector.
	PP24V ALL PBUSA	10	FUNC_TEST=YES	
	PP12V8 ALL PBUSB	10	FUNC_TEST=YES	
	PPVCORE RUN GPU	10	FUNC_TEST=YES	
	PPVCORE RUN CPU	10	FUNC_TEST=YES	Place within 50 mm of power supply.
	PP1V8 PWRON	10	FUNC_TEST=YES	
	PP2V5 PWRON	10	FUNC_TEST=YES	
	PP5V PWRON	10	FUNC_TEST=YES	
	PP3V3 PWRON	10	FUNC_TEST=YES	Place 5-10 GND TPs.
	PP5V RUN	10	FUNC_TEST=YES	
	PP3V3 ALL	10	FUNC_TEST=YES	
	=FTP GND	7 10	FUNC_TEST=YES	
LVDS	LVDS U0_P	53 56	FUNC_TEST=YES	Place within 25 mm of LVDS connector.
	LVDS U0_N	53 56	FUNC_TEST=YES	
	LVDS U1_P	53 56	FUNC_TEST=YES	
	LVDS U1_N	53 56	FUNC_TEST=YES	
	LVDS U2_P	53 56	FUNC_TEST=YES	
	LVDS U2_N	53 56	FUNC_TEST=YES	
	CLKLVDS_U_P	53 56	FUNC_TEST=YES	
	CLKLVDS_U_N	53 56	FUNC_TEST=YES	
	LVDS L0_P	53 56	FUNC_TEST=YES	
	LVDS L0_N	53 56	FUNC_TEST=YES	
	LVDS L1_P	53 56	FUNC_TEST=YES	
	LVDS L1_N	53 56	FUNC_TEST=YES	
	LVDS L2_P	53 56	FUNC_TEST=YES	
	LVDS L2_N	53 56	FUNC_TEST=YES	
	CLKLVDS_L_P	53 56	FUNC_TEST=YES	
	CLKLVDS_L_N	53 56	FUNC_TEST=YES	
INVERTER	PPBUS INVERTER	56	FUNC_TEST=YES	Place within 25 mm of inverter connector.
	PP5V INV_SW	56	FUNC_TEST=YES	
	BRIGHT_PWM	56	FUNC_TEST=YES	
	GND INVERTER	56	FUNC_TEST=YES	
UATA	=PP5V_RUN_ODD	10 64	FUNC_TEST=YES	Place within 50 mm of ODD/HDD connector.
	=PP5V_RUN_HDD	10 64	FUNC_TEST=YES	
	PP3V3R5V_RUN_HDD_LOGIC	64	FUNC_TEST=YES	
	UATA_DD<15..0>	6 63 64	FUNC_TEST=YES	
	UATA_DMARQ	63 64	FUNC_TEST=YES	
	UATA_DSTROBE	63 64	FUNC_TEST=YES	
	UATA_DMACK_L	63 64	FUNC_TEST=YES	
	UATA_DA<2..0>	6 63 64	FUNC_TEST=YES	
	UATA_CS0_L	6 63 64	FUNC_TEST=YES	
	UATA_CS1_L	63 64	FUNC_TEST=YES	
	UATA_RESET_L	63 64	FUNC_TEST=YES	
	UATA_HSTROBE	63 64	FUNC_TEST=YES	
	UATA_STOP	63 64	FUNC_TEST=YES	
	UATA_INTRO	63 64	FUNC_TEST=YES	
AUDIO	PP5V_PWRON_AUDIO_PVDD	74	FUNC_TEST=YES	Place within 25 mm of audio connector.
	PP5V_PWRON_AUDIO_AVDD	74	FUNC_TEST=YES	
	PP3V3_PWRON_AUDIO_AVDD	74	FUNC_TEST=YES	
	=PP3V3_RUN_AUDIO	10 74	FUNC_TEST=YES	
	=I2C_AUDIO_SCL	8 74	FUNC_TEST=YES	
	=I2C_AUDIO_SDA	8 74	FUNC_TEST=YES	
	I2S0_MCLK	6 74	FUNC_TEST=YES	
	I2S0_BITCLK	6 74	FUNC_TEST=YES	
	I2S0_SYNC	6 74	FUNC_TEST=YES	
	I2S0_SB_TO_DEV DTO	6 74	FUNC_TEST=YES	
	I2S0_DEV_TO_SB DTI	22 74	FUNC_TEST=YES	
	AUDIO_LO MUTE_L	22 74	FUNC_TEST=YES	
	AUDIO_SPKR MUTE_L	22 74	FUNC_TEST=YES	
	AUDIO_CODEC RESET_L	22 74	FUNC_TEST=YES	
	AUDIO_SPDIFRX RESET_L	22 74	FUNC_TEST=YES	
	AUDIO_LO_DET_L	22 74	FUNC_TEST=YES	
	AUDIO_LI_DET_L	22 74	FUNC_TEST=YES	
	AUDIO_LO OPTICAL PLUG_L	22 74	FUNC_TEST=YES	
	AUDIO_LI OPTICAL PLUG_L	22 74	FUNC_TEST=YES	
	AUDIO_I2S DTIB_SEL	22 74	FUNC_TEST=YES	
	AUDIO_EXT MCLK_SEL	22 74	FUNC_TEST=YES	
	AUDIO_GPIO_11	22 74	FUNC_TEST=YES	
	GND_AUDIO_AGND	74	FUNC_TEST=YES	
	GND_AUDIO_PGND	74	FUNC_TEST=YES	

SYSTEM	PP5V_TPAP_F	10	FUNC_TEST=YES	Place within 25 mm of TPAD connector.
	USB_TPAP_P	11 30	FUNC_TEST=YES	
	USB_TPAP_N	11 30	FUNC_TEST=YES	
	PP3V3_PWRON_DS1775_R	10	FUNC_TEST=YES	
	SYS_OVERTEMP_L	11 25 30	FUNC_TEST=YES	
	PP3V3_ALL_HALL_EFFECT_R	10	FUNC_TEST=YES	
	SYS_LID_OPEN_F	10	FUNC_TEST=YES	
	SYS_POWER_BUTTON_L_F	10	FUNC_TEST=YES	
	=FTP_SLEEP_LED	30	FUNC_TEST=YES	
	SYS_CHARGE_LED_L	24 74	FUNC_TEST=YES	
	SYS_ADAPTER_ANALOG_AC_DET	12 74	FUNC_TEST=YES	
	KBDLED_ANODE	28 30	FUNC_TEST=YES	
	KBDLED_RETURN	28 30	FUNC_TEST=YES	
	=I2C_DS1775_SDA	8 30	FUNC_TEST=YES	
	=I2C_DS1775_SCL	8 30	FUNC_TEST=YES	
CPU FAN	=PP5V_FAN1_PWR	10 31	FUNC_TEST=YES	Place within 25 mm of fan connector.
	FAN1_TACH	27 31	FUNC_TEST=YES	
	FAN1_PWM	27 31	FUNC_TEST=YES	
	=FTP_GND	7 10	FUNC_TEST=YES	
GPU FAN	=PP5V_FAN2_PWR	10 31	FUNC_TEST=YES	Place within 25 mm of fan connector.
	FAN2_TACH	27 31	FUNC_TEST=YES	
	FAN2_PWM	27 31	FUNC_TEST=YES	
	=FTP_GND	7 10	FUNC_TEST=YES	
ALS	=PP3V3_PWRON_LEFT_ALS	10 31	FUNC_TEST=YES	Place within 25 mm of ALS connector.
	ALS_0_OUT	25 31	FUNC_TEST=YES	
	ALS_GAIN_BOOST	25 28 31	FUNC_TEST=YES	
SCCA	SCCA_RXD	22 24	FUNC_TEST=YES	Place within 25 mm of debug connector.
	SCCA_TXD_L	22 24	FUNC_TEST=YES	
BACKUP BATT	=PPVIO_BU_BATT	10 31	FUNC_TEST=YES	Place within 25 mm of battery connector.
	=PPVOUT_BU_BATT	10 31	FUNC_TEST=YES	
RT USB	=PP5V_PWRON_RIGHT_USB	10 31	FUNC_TEST=YES	Place within 25 mm of right USB connector.
	USB2_RIGHT_PORT_P	11 31	FUNC_TEST=YES	
	USB2_RIGHT_PORT_N	11 31	FUNC_TEST=YES	
LT USB	=PP5V_PWRON_LEFT_USB	10 74	FUNC_TEST=YES	Place within 25 mm of left USB connector.
	USB2_LEFT_PORT_P	11 74	FUNC_TEST=YES	
	USB2_LEFT_PORT_N	11 74	FUNC_TEST=YES	

Functional Test Points

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE











II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6929	REV.	C
SCALE	NONE	SHT	7	OF	115

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		DIFFERENTIAL_PAIR
		SPACING	PHYSICAL	
		I2C	I2C	I2C PMU SMB_SCL
		I2C	I2C	I2C PMU SMB_SDA
		I2C	I2C	I2C PMU_SCL
		I2C	I2C	I2C PMU_SDA
	I2C_NB	I2C	I2C	I2C I2_NB_SCL
	I2C_NB	I2C	I2C	I2C I2_NB_SDA
		I2C	I2C	I2C I2_SB_SCL
		I2C	I2C	I2C I2_SB_SDA
		I2C	I2C	I2C GPU_TMSD_SCL
		I2C	I2C	I2C GPU_TMSD_SDA

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
- GOV_I2C / GOV_I2C_BYPASS

Allows bypassing Governor I2C bus.
Most devices are connected directly to
PMU instead. One ADT7467 connects to NB
I2C bus 1 to resolve address conflict.


- MMM_PWR_ALL / MMM_PWR_PWRON

Selects whether MMM MCU is powered all the time or only when the system is on. ALL moves the MCU to the PMU I2C bus so it can be monitored by in shutdown.


NOTE: Neither option is necessary when MMM_MCU_PMU BOM option is selected.




PMU I2C Bus




PMU SMBus



GPU I2C Bus



NorthBridge I2C Bus



I2C Connections

SYNC_MASTER=N/A	SYNC_DATE=N/A
-----------------	---------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER
--	------	----------------

SIZE	DRAWING NUMBER
D	051 6030




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-6929	C
---	----------	---

SCALE	SHT	OF
NONE	8	115

	1
--	---



Nets not requiring TPs due to JTAG

MAXBUS	MAXBUS DATA<63..0>	21 32 33	NO_TEST=YES
	MAXBUS ADDR<31..0>	32 33	NO_TEST=YES
	MAXBUS CI L	32 33	NO_TEST=YES
	MAXBUS GBL L	32 33	NO_TEST=YES
	MAXBUS TBST L	32 33	NO_TEST=YES
	MAXBUS TSIZ<2..0>	32 33	NO_TEST=YES
	MAXBUS TT<4..0>	32 33	NO_TEST=YES
	MAXBUS WT L	32 33	NO_TEST=YES
	MAXBUS DTI<2..0>	32 33	NO_TEST=YES

ENET	ENET MDC	11 65	NO_TEST=YES
	ENET MDIO	11 65	NO_TEST=YES
	ENET TXD<7..0>	11	NO_TEST=YES
	ENET TX_EN	11	NO_TEST=YES
	ENET TX_ER	11	NO_TEST=YES
	ENET RXD<7..0>	11 65	NO_TEST=YES
	ENET RX_DV	11 65	NO_TEST=YES
	ENET RX_ER	11 65	NO_TEST=YES
FIREWIRE	ENET_COL	11 65	NO_TEST=YES
	ENET CRS	11 65	NO_TEST=YES
	FW_D_R<7..0>	6 68	NO_TEST=YES
	FW_D<7..0>	6 69	NO_TEST=YES
	FW_CTL_R<1..0>	68 71	NO_TEST=YES
	FW_CTL<1..0>	69 71	NO_TEST=YES
	FW_LPS_R	68 71	NO_TEST=YES
	FW_LPS	69 71	NO_TEST=YES
	FW_LREQ_R	68 71	NO_TEST=YES
	FW_LREQ	69 71	NO_TEST=YES

JTAG Connections

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-6929 C

SCALE NONE SHT 9 OF 115




ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
B310		THERM	THERM
B310		THERM	THERM


PPVBATT ISNS VINP	12
PPVBATT ISNS VINN	12

ADAPTER INPUT/INRUSH LIMITER

Adapter Connector Side
(Connector is on separate page
to facilitate design reuse)




A29 ADAPTER DETECTION



ADAPTER IDS		
ADAPTER	ID RANGE	PIN VOLTAGE
Q11 (65W)	1.65-2.31V	2.007-2.066V
A29 (45W)	2.31-2.97V	2.558-2.661V
AIRLINE	0.33-0.99V	0.589-0.663V

BATTERY INPUT/CURRENT SENSE



Power Inputs

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	12	115


BACKFEED PROTECTION



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0343	1	RES,20K,1%,1/16W,MF-LF,402	R1345	Q16C_PARTS
114S0382	1	RES,48.7K,1%,1/16W,MF-LF,402	R1345	Q41C_PARTS

SWITCHER VOLTAGE CONTROL
PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL
CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V
CHARGE THROTTLED BY LOW BATTERY VOLTAGE



$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times \frac{V_{VCTL}}{V_{REFIN}}))$$

For 4.15V cells, VCTL = 0.123 REFIN
For 4.20V cells, VCTL = 0.245 REFIN
$$I_{CHG} = (0.2048/R_{62}) \times (V_{ICTL} / V_{REFIN})$$

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
126S0084	126S0079		C1311	Primary is 240C/Alt is 250C part

Battery Charger

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	13	115



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0465	1	RES,MP-LF,1/16W,357K OHM,1%,0402,SMD	R1451	?	SUPERCAP

12.8V PBUS/PMU Supplies

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	14	115

1.5V/1.8V SWITCHER



1.8V/1.5V Supplies

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-6929 C

SCALE SHT OF

NONE 16 115



2.5V Supply

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
SCALE		SHT	OF
NONE		17	115

Page Notes

Power aliases required by this page:

- =PPBUS_FW (system supply for bus power)
- =PPBU_RUN_FW (backup PHY power)
- =PP3V3_RUN_FWPORTPWRWSW

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

- VESTA1V2_BURST / VESTA1V2_PULSE

Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

Port Power Switch




If =FWPWR_PWRON is NC:

Enables port power when machine is running or on AC.


If =FWPWR_PWRON is low when off:

Enables port power when machine is running or on AC and not shut down.


3.3V Regulator



2.5V LDO




1.2V Regulator




$$V_{out} = 0.8V * (1 + (R2 / R1))$$
$$V_{out} = 1.199V @ 1.2 A$$

Reset circuit per Vesta design guide



VESTA MISC



Vesta Power & Misc

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6929 REV. C

SCALE NONE SHT 19 OF 115



Page Notes

Power aliases required by this page:

- =PPVCORE_PWRON_I2
- =PP1V5_PWRON_I2_PLL
- =PP3V3_PWRON_I2_IO1
- =PP3V3_PWRON_I2_IO2
- =PP3V3_PWRON_I2_AGPCCI
- =PP3V3_PWRON_I2_MAXBUS

NOTE: The four 3.3V rails are meant to be aliased together. They are called out separately for test purposes.

NOTE: When these four rails are not aliased together, make sure there is at least one 10uF cap per rail.

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

3.3V I/O DECOUPLING
(48 Balls on I2)

1 X 10uF (0603)
48 X 1uF (0402)

VCore Bypassing

(25 Balls on I2)

4 X 10uF (0603)
25 X 1uF (0402)

I2 Power

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	21	115

Power aliases required by this page:

- =PP2V7R5V5_PWRON_I2VCORE
- =PPVCORE_PWRON_I2_REG
- =PPVIN_PWRON_I2PLLVD
- =PP1V5_PWRON_I2PLLVD_LDO

Signal aliases required by this page:

- =I2VCORE_PGOOD

BOM options provided by this page:

- I2VCORE_CONT / I2VCORE_BURST
Selects between forced continuous and burst mode for LTC3412 regulator.
- I2VCORE_xVx
Selects appropriate resistor for the indicated LTC3412 output voltage.

The schematic diagram illustrates the I2V CORE board layout. The central component is the I2V CORE IC (U2200, LTC3412), which is configured with various pins connected to external components. The board includes a power input section with a 4.7M resistor (R2207) and a 470pF capacitor (C2207). The I2V CORE IC is connected to a 2200pF capacitor (C2205) and a 100pF capacitor (C2206). The output section features a 2200pF capacitor (C2205) and a 100pF capacitor (C2206). The board also includes a 2200pF capacitor (C2205) and a 100pF capacitor (C2206). The board is populated with various passive components, including resistors (R2207, R2208, R2209, R2210, R2211, R2212) and capacitors (C2207, C2208, C2209, C2210, C2211, C2212). The board is designed to operate at a voltage of 0.8V, with a current of 0.8V. The board is populated with various passive components, including resistors (R2207, R2208, R2209, R2210, R2211, R2212) and capacitors (C2207, C2208, C2209, C2210, C2211, C2212). The board is designed to operate at a voltage of 0.8V, with a current of 0.8V.

PART NUMBER	QTY	DESCRIPTION	REFERENCE
114S0437	1	RES, 185K, 1%, MF-LF, 0402	R2207
114S0442	1	RES, 210K, 1%, MF-LF, 0402	R2208
114S0446	1	RES, 232K, 1%, MF-LF, 0402	R2209

One for each PVIN pin

Vout = 0.8V * (1 + (Ra / (Rb1 + Rb2)))

If I2V CORE_BURST is selected:

Iburst = (Vburst - 0.2V) * (3.75A / 0.8V)

Vburst = 0.8V * (Rb2 / (Rb1 + Rb2))

The schematic diagram shows the I2PLL LDO circuit. The input is PP1V5_PWRON_I2PLL_LDO. The circuit includes a U2250 LT1962-ADJ regulator, a C2250 1uF capacitor, a C2254 0.01uF capacitor, a C2259 10uF capacitor, and two resistors R2255 and R2256. The output is Vout = 1.22V * (1 + Ra/Rb) + (Iadj * Ra). The current Iadj is 30nA at 25 C.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0437	1	RES,185K,1%,MF-LF,0402	R2210		I2VCORE_1v6
114S0442	1	RES,210K,1%,MF-LF,0402	R2210		I2VCORE_1v7
114S0446	1	RES,232K,1%,MF-LF,0402	R2210		I2VCORE_1v8

I2 Power Supplies

SYNCH_MASTER=N/A SYNCH_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.


SIZE	DRAWING NUMBER		REV.
D	051-6929		C
SCALE		SHT	OF
NONE		22	115




PMU RESET CIRCUIT




SERIAL DEBUG INTERFACE




SLEEP LED



DEBUGGING AIDS



CHARGE LED



LEDs / Reset / Debug

SYNC_MASTER=N/A SYNC_DATE=N/A







NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	26	115

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		DIFFERENTIAL_PAIR
		SPACING	PHYSICAL	
	PMU_CLK10M_XTAL	XTAL	XTAL	PMU_CLK10M_XIN
		XTAL	XTAL	PMU_CLK10M_XOUT
		XTAL	XTAL	PMU_CLK10M_XOUT_R
	PMU_CLK32K_XTAL	XTAL	XTAL	PMU_CLK32K_XIN
		XTAL	XTAL	PMU_CLK32K_XOUT
		XTAL	XTAL	PMU_CLK32K_XOUT_R

Page Notes

Power aliases required by this page:

- =PP3V3_ALL_PMU
- =PP3V3_PWRON_PMU
- =PPVREF_PMU (PMU AVCC or 2.5V reference)

Signal aliases required by this page:

```
- =I2C_PMU_SCL
```

```
- =I2C_PMU_SDA
```

```
- =I2C_PMU_SMB_SCL
```

```
- =I2C_PMU_SMB_SDA
- =ITAG BBANGER TCK
```

```
- =JTAG BBANGER TDI
```

```
- =JTAG_BBANGER_TMS
```

- =JTAG_BBANGER_TRS




NOTE: Boot-banger pins can be aliased to TP_ or NC_ if not implemented.

BOM options provided by this page:
(NONE)

NOTE: TP_PMU_Px_x signals are general-purpose spares. Some pins are reserved for alternate functions. TP_PMU_AN_Px_x signals are general-purpose spares that can also be used as analog inputs.

NOTE: All analog inputs to PMU should have a 100pF capacitor to the PMU AVSS signal (GND_PMU_AVSS). None of those capacitors are provided on this page.

PMU Pull-ups / pull-downs



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0163	1	XTAL, 32.768KHZ, 4.1X1.5X0.9MM, SMD	Y2750	CRITICAL	?

Additional PMU05 "Modules"


MMM				ALS				SPI Dual Battery Charger				Battery Current Mon								
26	TP_PMU_AN_P10_0	←	MMM_X_AXIS	29	26	TP_PMU_AN_P10_3	←	ALS_0_OUT	7	21	26	TP_PMU_P3_0	→	SPI_PMU_CHGR_CLK		26	TP_PMU_AN_P10_7	←	BATT_ISNS	12
26	TP_PMU_AN_P10_1	←	MMM_Y_AXIS	29	26	TP_PMU_AN_P10_4	←	ALS_1_OUT	28	21	26	TP_PMU_P3_1	→	SPI_CHGR_TO_PMU_MISO						
26	TP_PMU_AN_P10_2	←	MMM_Z_AXIS	29	26	TP_PMU_P7_2	→	ALS_GAIN_BOOST	7	28	21	26	TP_PMU_P3_2	→	SPI_PMU_TO_CHGR_MOSI					
26	TP_PMU_P7_0	→	MMM_FFIRQ_L	23							21	26	TP_PMU_P3_3	→	SPI_PMU_CHGR_CS					
26	TP_PMU_P7_1	→	MMM_SIRQ_L	23	CPU T-Diodes							21	26	TP_PMU_P7_4	→	PMU_BATT1_DET_L				
26	TP_PMU_AN_P0_7	→	MMM_ACC_SELFTEST	29	26	TP_PMU_AN_P10_5	←	CPU0_TEMP			21	26	TP_PMU_P7_5	→	PMU_BATT1_CHARGE					
26	TP_PMU_AN_P0_6	→	MMM_ACC_PWRDOWN	29	26	TP_PMU_AN_P10_6	←	CPU1_TEMP												

Power Management Unit (PMU05)	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>	



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6929	REV. C
SCALE NONE	SHT 27	OF 115



Power Sequencing

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
SCALE		SHT	OF
NONE		29	115





ELECTRICAL_CONSTRAINT_SET	NET_TYPE				
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
ES7		THERM	THERM	MMM X AXIS	25 29
ES8		THERM	THERM	MMM Y AXIS	25 29
ES9		THERM	THERM	MMM Z AXIS	25 29



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0222	1	IC,KIONIX,KXM52-2050,3AXIS ACCELEROMETER,SMD	U3220	CRITICAL	MMM_ACCEL_KIONIX

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0131	3	CAP,CER,0.0330UF,10%,16V,XSR/X7R,0402,SMD	C3204,C3205,C3206	MMM_ACCEL_KIONIX

Sudden Motion Sensor

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6929 REV. C

SCALE NONE SHT 32 OF 115





ADAPTER CONNECTOR

PBUS HOLD-UP CAPS

RIGHT USB BOARD

LEFT ALS CONNECTOR

BACKUP BATTERY CONNECTOR

CPU FAN

GPU FAN

Q16C Internal I/O II

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6929		C
SCALE		SHT	OF	
NONE		34	115	






```
Power aliases required by this page:
- #PPVCORE_CPU0

Signal aliases required by this page:
(NONE)

BCM options provided by this page:
(NONE)
```




 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
	SCALE	SHT	OF
	NONE	38	115



NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
R390	THERM	THERM	
R390	THERM	THERM	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0270	1	RES,3.48K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_1V22
114S0258	1	RES,2.61K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_1V22
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_1V28
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_1V28
114S0276	1	RES,4.02K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_1V30
114S0254	1	RES,2.43K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_1V30
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_1V33
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_1V33



OUTPUT VOLTAGE

V _{DAC}	D ₄ =0	D ₄ =1	D ₃	D ₂	D ₁	D ₀
2.00	1	275	0	0	0	0
1.95	1	250	0	0	0	1
1.90	1	225	0	0	1	0
1.85	1	200	0	0	1	1
1.80	1	175	0	1	0	0
1.75	1	150	0	1	0	1
1.70	1	125	0	1	1	0
1.65	1	100	0	1	1	1
1.60	1	075	1	0	0	0
1.55	1	050	1	0	0	1
1.50	1	025	1	0	1	0
1.45	1	000	1	0	1	1
1.40	0	975	1	1	0	0
1.35	0	950	1	1	0	1
1.30	0	925	1	1	1	0
NO CPU	NO CPU		1	1	1	1

FOR V-STEP:


D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0


When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V_A = V_B.

CPU VCore Supply	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	39	115


$$AVDD = 0.59 * (1 + R4620 / R4621)$$



[illegible]

PINS ARE SWAPPABLE FOR RPAKS RP4800-RP4804

[illegible]

C

B

A


SYNC_MASTER=N/A	SYNC_DATE=N/A
-----------------	---------------

A


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT
II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	48	115



8		7		6		5		4		3		2		1																																																																												
D	<table><tr><th colspan="4">NET_TYPE</th></tr><tr><th>ELECTRICAL_CONSTRAINT_SET</th><th>SPACING</th><th>PHYSICAL</th><th>DIFFERENTIAL_PAIR</th></tr></table>				NET_TYPE				ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																																																														
	NET_TYPE																																																																																									
	ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																																																																						
	R105	FB_A_CLK_0	SAM_DIFF	SAM_DIFF	FB_A_CLK_0_R	FB_A_CLKDDR_0_P_R	48																																																																																			
	R106	(provided above)	SAM_DIFF	SAM_DIFF	FB_A_CLK_0_R	FB_A_CLKDDR_0_N_R	48																																																																																			
	R107	FB_A_CLK_1	SAM_DIFF	SAM_DIFF	FB_A_CLK_1_R	FB_A_CLKDDR_1_P_R	48																																																																																			
	R108	(provided above)	SAM_DIFF	SAM_DIFF	FB_A_CLK_1_R	FB_A_CLKDDR_1_N_R	48																																																																																			
	R109	FB_A_ADDR_CTL	SAM	SAM		FB_A_CKE_R	48																																																																																			
	R110	FB_A_ADDR_CTL	SAM	SAM		FB_A_CS_L_R	48																																																																																			
	R111	FB_A_ADDR_CTL	SAM	SAM		FB_A_ADDR_R<12..0>	48																																																																																			
	R112	FB_A_ADDR_CTL	SAM	SAM		FB_A_BA_R<2..0>	48																																																																																			
	R113	FB_A_ADDR_CTL	SAM	SAM		FB_A_RAS_L_R	48																																																																																			
	R114	FB_A_ADDR_CTL	SAM	SAM		FB_A_CAS_L_R	48																																																																																			
	R115	FB_A_ADDR_CTL	SAM	SAM		FB_A_WE_L_R	48																																																																																			
	R116	FB_A_DQS0	SAM	SAM		FB_A_DQS_R<0>	48																																																																																			
	R117	FB_A_DQS1	SAM	SAM		FB_A_DQS_R<1>	48																																																																																			
	R118	FB_A_DQS2	SAM	SAM		FB_A_DQS_R<2>	48																																																																																			
	R119	FB_A_DQS3	SAM	SAM		FB_A_DQS_R<3>	48																																																																																			
	R120	FB_A_DQS4	SAM	SAM		FB_A_DQS_R<4>	48																																																																																			
	R121	FB_A_DQS5	SAM	SAM		FB_A_DQS_R<5>	48																																																																																			
	R122	FB_A_DQS6	SAM	SAM		FB_A_DQS_R<6>	48																																																																																			
	R123	FB_A_DQS7	SAM	SAM		FB_A_DQS_R<7>	48																																																																																			
	R124	FB_A_DQM0	SAM	SAM		FB_A_DQM_R<0>	48																																																																																			
	R125	FB_A_DQM1	SAM	SAM		FB_A_DQM_R<1>	48																																																																																			
	R126	FB_A_DQM2	SAM	SAM		FB_A_DQM_R<2>	48																																																																																			
	R127	FB_A_DQM3	SAM	SAM		FB_A_DQM_R<3>	48																																																																																			
	R128	FB_A_DQM4	SAM	SAM		FB_A_DQM_R<4>	48																																																																																			
	R129	FB_A_DQM5	SAM	SAM		FB_A_DQM_R<5>	48																																																																																			
	R130	FB_A_DQM6	SAM	SAM		FB_A_DQM_R<6>	48																																																																																			
	R131	FB_A_DQM7	SAM	SAM		FB_A_DQM_R<7>	48																																																																																			
	R132	FB_A_DO0	SAM	SAM		FB_A_DO_R<7..0>	48																																																																																			
	R133	FB_A_DO1	SAM	SAM		FB_A_DO_R<15..8>	48																																																																																			
	R134	FB_A_DO2	SAM	SAM		FB_A_DO_R<23..16>	48																																																																																			
	R135	FB_A_DO3	SAM	SAM		FB_A_DO_R<31..24>	48																																																																																			
	R136	FB_A_DO4	SAM	SAM		FB_A_DO_R<39..32>	48																																																																																			
	R137	FB_A_DO5	SAM	SAM		FB_A_DO_R<47..40>	48																																																																																			
	R138	FB_A_DO6	SAM	SAM		FB_A_DO_R<55..48>	48																																																																																			
	R139	FB_A_DO7	SAM	SAM		FB_A_DO_R<63..56>	48																																																																																			
	C	<table><tr><th colspan="4">NET_TYPE</th></tr><tr><th>ELECTRICAL_CONSTRAINT_SET</th><th>SPACING</th><th>PHYSICAL</th><th>DIFFERENTIAL_PAIR</th></tr></table>				NET_TYPE				ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																																																													
		NET_TYPE																																																																																								
ELECTRICAL_CONSTRAINT_SET		SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																																																																						
R140		FB_B_CLK_0	SAM_DIFF	SAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_P_R	48																																																																																			
R141		(provided above)	SAM_DIFF	SAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_N_R	48																																																																																			
R142		FB_B_CLK_1	SAM_DIFF	SAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_P_R	48																																																																																			
R143		(provided above)	SAM_DIFF	SAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_N_R	48																																																																																			
R144		FB_B_ADDR_CTL	SAM	SAM		FB_B_CKE_R	48																																																																																			
R145		FB_B_ADDR_CTL	SAM	SAM		FB_B_CS_L_R	48																																																																																			
R146		FB_B_ADDR_CTL	SAM	SAM		FB_B_ADDR_R<12..0>	48																																																																																			
R147		FB_B_ADDR_CTL	SAM	SAM		FB_B_BA_R<2..0>	48																																																																																			
R148		FB_B_ADDR_CTL	SAM	SAM		FB_B_RAS_L_R	48																																																																																			
R149		FB_B_ADDR_CTL	SAM	SAM		FB_B_CAS_L_R	48																																																																																			
R150		FB_B_ADDR_CTL	SAM	SAM		FB_B_WE_L_R	48																																																																																			
R151		FB_B_DQS0	SAM	SAM		FB_B_DQS_R<0>	48																																																																																			
R152		FB_B_DQS1	SAM	SAM		FB_B_DQS_R<1>	48																																																																																			
R153		FB_B_DQS2	SAM	SAM		FB_B_DQS_R<2>	48																																																																																			
R154		FB_B_DQS3	SAM	SAM		FB_B_DQS_R<3>	48																																																																																			
R155		FB_B_DQS4	SAM	SAM		FB_B_DQS_R<4>	48																																																																																			
R156		FB_B_DQS5	SAM	SAM		FB_B_DQS_R<5>	48																																																																																			
R157		FB_B_DQS6	SAM	SAM		FB_B_DQS_R<6>	48																																																																																			
R158		FB_B_DQS7	SAM	SAM		FB_B_DQS_R<7>	48																																																																																			
R159		FB_B_DQM0	SAM	SAM		FB_B_DQM_R<0>	48																																																																																			
R160		FB_B_DQM1	SAM	SAM		FB_B_DQM_R<1>	48																																																																																			
R161		FB_B_DQM2	SAM	SAM		FB_B_DQM_R<2>	48																																																																																			
R162		FB_B_DQM3	SAM	SAM		FB_B_DQM_R<3>	48																																																																																			
R163		FB_B_DQM4	SAM	SAM		FB_B_DQM_R<4>	48																																																																																			
R164		FB_B_DQM5	SAM	SAM		FB_B_DQM_R<5>	48																																																																																			
R165		FB_B_DQM6	SAM	SAM		FB_B_DQM_R<6>	48																																																																																			
R166		FB_B_DQM7	SAM	SAM		FB_B_DQM_R<7>	48																																																																																			
R167		FB_B_DO0	SAM	SAM		FB_B_DO_R<7..0>	48																																																																																			
R168		FB_B_DO1	SAM	SAM		FB_B_DO_R<15..8>	48																																																																																			
R169		FB_B_DO2	SAM	SAM		FB_B_DO_R<23..16>	48																																																																																			
R170		FB_B_DO3	SAM	SAM		FB_B_DO_R<31..24>	48																																																																																			
R171		FB_B_DO4	SAM	SAM		FB_B_DO_R<39..32>	48																																																																																			
R172		FB_B_DO5	SAM	SAM		FB_B_DO_R<47..40>	48																																																																																			
R173		FB_B_DO6	SAM	SAM		FB_B_DO_R<55..48>	48																																																																																			
R174		FB_B_DO7	SAM	SAM		FB_B_DO_R<63..56>	48																																																																																			
B		<table><tr><th colspan="4">NET_TYPE</th></tr><tr><th>ELECTRICAL_CONSTRAINT_SET</th><th>SPACING</th><th>PHYSICAL</th><th>DIFFERENTIAL_PAIR</th></tr></table>				NET_TYPE				ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																																																													
		NET_TYPE																																																																																								
	ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																																																																						
	R175	FB_B_CLK_0	SAM_DIFF	SAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_P_R	48																																																																																			
	R176	(provided above)	SAM_DIFF	SAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_N_R	48																																																																																			
	R177	FB_B_CLK_1	SAM_DIFF	SAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_P_R	48																																																																																			
	R178	(provided above)	SAM_DIFF	SAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_N_R	48																																																																																			
	R179	FB_B_ADDR_CTL	SAM	SAM		FB_B_CKE_R	48																																																																																			
	R180	FB_B_ADDR_CTL	SAM	SAM		FB_B_CS_L_R	48																																																																																			
	R181	FB_B_ADDR_CTL	SAM	SAM		FB_B_ADDR_R<12..0>	48																																																																																			
	R182	FB_B_ADDR_CTL	SAM	SAM		FB_B_BA_R<2..0>	48																																																																																			
	R183	FB_B_ADDR_CTL	SAM	SAM		FB_B_RAS_L_R	48																																																																																			
	R184	FB_B_ADDR_CTL	SAM	SAM		FB_B_CAS_L_R	48																																																																																			
	R185	FB_B_ADDR_CTL	SAM	SAM		FB_B_WE_L_R	48																																																																																			
	R186	FB_B_DQS0	SAM	SAM		FB_B_DQS_R<0>	48																																																																																			
	R187	FB_B_DQS1	SAM	SAM		FB_B_DQS_R<1>	48																																																																																			
	R188	FB_B_DQS2	SAM	SAM		FB_B_DQS_R<2>	48																																																																																			
	R189	FB_B_DQS3	SAM	SAM		FB_B_DQS_R<3>	48																																																																																			
	R190	FB_B_DQS4	SAM	SAM		FB_B_DQS_R<4>	48																																																																																			
	R191	FB_B_DQS5	SAM	SAM		FB_B_DQS_R<5>	48																																																																																			
	R192	FB_B_DQS6	SAM	SAM		FB_B_DQS_R<6>	48																																																																																			
	R193	FB_B_DQS7	SAM	SAM		FB_B_DQS_R<7>	48																																																																																			
	R194	FB_B_DQM0	SAM	SAM		FB_B_DQM_R<0>	48																																																																																			
	R195	FB_B_DQM1	SAM	SAM		FB_B_DQM_R<1>	48																																																																																			
	R196	FB_B_DQM2	SAM	SAM		FB_B_DQM_R<2>	48																																																																																			
	R197	FB_B_DQM3	SAM	SAM		FB_B_DQM_R<3>	48																																																																																			
	R198	FB_B_DQM4	SAM	SAM		FB_B_DQM_R<4>	48																																																																																			
	R199	FB_B_DQM5	SAM	SAM		FB_B_DQM_R<5>	48																																																																																			
	R200	FB_B_DQM6	SAM	SAM		FB_B_DQM_R<6>	48																																																																																			
	R201	FB_B_DQM7	SAM	SAM		FB_B_DQM_R<7>	48																																																																																			
	R202	FB_B_DO0	SAM	SAM		FB_B_DO_R<7..0>	48																																																																																			
	R203	FB_B_DO1	SAM	SAM		FB_B_DO_R<15..8>	48																																																																																			
	R204	FB_B_DO2	SAM	SAM		FB_B_DO_R<23..16>	48																																																																																			
	R205	FB_B_DO3	SAM	SAM		FB_B_DO_R<31..24>	48																																																																																			
	R206	FB_B_DO4	SAM	SAM		FB_B_DO_R<39..32>	48																																																																																			
	R207	FB_B_DO5	SAM	SAM		FB_B_DO_R<47..40>	48																																																																																			
	R208	FB_B_DO6	SAM	SAM		FB_B_DO_R<55..48>	48																																																																																			
	R209	FB_B_DO7	SAM	SAM		FB_B_DO_R<63..56>	48																																																																																			
	A	<table><tr><th colspan="4">NET_TYPE</th></tr><tr><th>ELECTRICAL_CONSTRAINT_SET</th><th>SPACING</th><th>PHYSICAL</th><th>DIFFERENTIAL_PAIR</th></tr></table>				NET_TYPE				ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																																																													
		NET_TYPE																																																																																								
ELECTRICAL_CONSTRAINT_SET		SPACING	PHYSICAL	DIFFERENTIAL_PAIR																																																																																						
R210		FB_B_CLK_0	SAM_DIFF	SAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_P_R	48																																																																																			
R211		(provided above)	SAM_DIFF	SAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_N_R	48																																																																																			
R212		FB_B_CLK_1	SAM_DIFF	SAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_P_R	48																																																																																			
R213		(provided above)	SAM_DIFF	SAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_N_R	48																																																																																			
R214		FB_B_ADDR_CTL	SAM	SAM		FB_B_CKE_R	48																																																																																			
R215		FB_B_ADDR_CTL	SAM	SAM		FB_B_CS_L_R	48																																																																																			
R216		FB_B_ADDR_CTL	SAM	SAM		FB_B_ADDR_R<12..0>	48																																																																																			
R217		FB_B_ADDR_CTL	SAM	SAM		FB_B_BA_R<2..0>	48																																																																																			
R218		FB_B_ADDR_CTL	SAM	SAM		FB_B_RAS_L_R	48																																																																																			
R219		FB_B_ADDR_CTL	SAM	SAM		FB_B_CAS_L_R	48																																																																																			
R220		FB_B_ADDR_CTL	SAM	SAM		FB_B_WE_L_R	48																																																																																			
R221		FB_B_DQS0	SAM	SAM		FB_B_DQS_R<0>	48																																																																																			
R222		FB_B_DQS1	SAM	SAM		FB_B_DQS_R<1>	48																																																																																			
R223		FB_B_DQS2	SAM	SAM		FB_B_DQS_R<2>	48																																																																																			
R224		FB_B_DQS3	SAM	SAM		FB_B_DQS_R<3>	48																																																																																			
R225		FB_B_DQS4	SAM	SAM		FB_B_DQS_R<4>	48																																																																																			
R226		FB_B_DQS5	SAM	SAM		FB_B_DQS_R<5>	48																																																																																			
R227		FB_B_DQS6	SAM	SAM		FB_B_DQS_R<6>	48																																																																																			
R228		FB_B_DQS7	SAM	SAM		FB_B_DQS_R<7>	48																																																																																			
R229		FB_B_DQM0	SAM	SAM		FB_B_DQM_R<0>	48																																																																																			
R230		FB_B_DQM1	SAM	SAM		FB_B_DQM_R<1>	48																																																																																			
R231		FB_B_DQM2	SAM	SAM		FB_B_DQM_R<2>	48																																																																																			
R232		FB_B_DQM3	SAM	SAM		FB_B_DQM_R<3>	48																																																																																			
R233		FB_B_DQM4	SAM	SAM		FB_B_DQM_R<4>	48																																																																																			
R234		FB_B_DQM5	SAM	SAM		FB_B_DQM_R<5>	48																																																																																			
R235		FB_B_DQM6	SAM	SAM		FB_B_DQM_R<6>	48																																																																																			
R236		FB_B_DQM7	SAM	SAM		FB_B_DQM_R<7>	48																																																																																			
R237		FB_B_DO0	SAM	SAM		FB_B_DO_R<7..0>	48																																																																																			
R238		FB_B_DO1	SAM	SAM		FB_B_DO_R<15..8>	48																																																																																			
R239		FB_B_DO2	SAM	SAM		FB_B_DO_R<23..16>	48																																																																																			
R240		FB_B_DO3	SAM	SAM		FB_B_DO_R<31..24>	48																																																																																			
R241		FB_B_DO4	SAM	SAM		FB_B_DO_R<39..32>	48																																																																																			
R242		FB_B_DO5	SAM	SAM		FB_B_DO_R<47..40>	48																																																																																			
R243		FB_B_DO6	SAM	SAM		FB_B_DO_R<55..48>	48																																																																																			
R244		FB_B_DO7	SAM	SAM		FB_B_DO_R<63..56>	48																																																																																			
<table><tr><td colspan="4">M11 Frame Buffer Constraints</td><td>SIZE</td><td colspan="2">DRAWING NUMBER</td><td>REV.</td></tr><tr><td colspan="4">SYNC_MASTER=N/A</td><td colspan="4">SYNC_DATE=N/A</td><td></td></tr><tr><td colspan="8">NOTICE OF PROPRIETARY PROPERTY</td><td></td></tr><tr><td colspan="8">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td><td></td></tr><tr><td colspan="8">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td><td></td></tr><tr><td colspan="8">II NOT TO REPRODUCE OR COPY IT</td><td></td></tr><tr><td colspan="8">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td><td></td></tr><tr><td colspan="4" rowspan="2"> APPLE COMPUTER INC.</td><td>D</td><td colspan="2">051-6929</td><td>C</td></tr><tr><td>SCALE</td><td>NONE</td><td>SHT</td><td>55 OF 115</td></tr></table>																M11 Frame Buffer Constraints				SIZE	DRAWING NUMBER		REV.	SYNC_MASTER=N/A				SYNC_DATE=N/A					NOTICE OF PROPRIETARY PROPERTY									THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING									I TO MAINTAIN THE DOCUMENT IN CONFIDENCE									II NOT TO REPRODUCE OR COPY IT									III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART									 APPLE COMPUTER INC.				D	051-6929		C	SCALE	NONE	SHT	55 OF 115	
M11 Frame Buffer Constraints				SIZE	DRAWING NUMBER		REV.																																																																																			
SYNC_MASTER=N/A				SYNC_DATE=N/A																																																																																						
NOTICE OF PROPRIETARY PROPERTY																																																																																										
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																										
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																										
II NOT TO REPRODUCE OR COPY IT																																																																																										
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																										
 APPLE COMPUTER INC.				D	051-6929		C																																																																																			
				SCALE	NONE	SHT	55 OF 115																																																																																			
8		7		6		5		4		3		2		1																																																																												

M11 Frame Buffer Constraints

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	55	115

Page Notes

Power aliases required by this page:

```
- =PPVIN_LTC1778_GPU
- =PP5V_PWRON_LTC1778_GPU_EXTVCC
- =PPVCORE_GPU_REG
```

Signal aliases required by this page:


- =GPUVCORE_PGGOOD - Active high Power Good signal for power sequencing

BOM options provided by this page:

- GPU_PWRPLAY

NOTE: Implements "Power Miser" feature
for ATI GPUs

GPU VCORE SUPPLY



GPU VCore Supply

SYNC_MASTER=N/A

SYNC_DATE=N/A	7
---------------	---

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-6929

C

SCAL


E

SHT	
-----	--

59

1

15



Page Notes

Power aliases required by this page:
- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

GPU Vcore - 1.3V/1.05V

Internal I/O - 1.3V/1.05V

Internal I/O - 1.5V

GPU (M11) Core Power

SYNC_MASTER=N/A SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	59	115



Page Notes

Power aliases required by this page:

- =PP1V8R2V5_GPU_FB_VIO	- =PP1V8_GPU_PANEL_IO
- =PP3V3_GPU_VDDR3	- =PP1V8_GPU_LVDS_PLL
- =PP1V5_GPU_DVO	- =PP2V5_GPU_LVDS_IO
- =PP1V8_GPU_DVO	- =PP2V5_GPU_LVDS_IO
- =PP1V5R3V3_DVO_VREF	- =PP1V5_AGP

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- DVO_1V5	- GPU_LVDDR_2V5
- DVO_1V8	- GPU_LVDDR_2V8

NOTE: Implements a low-swing DVO bus only

GPU (M11) I/O Power

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	60	115


```
Power aliases required by this page:
- =PP1V8R2V5_GPU_FB_VIO
- =PP1V8_GPU_MEMVMODE
```

```
Signal aliases required by this page:
(NONE)
```

```
BOM options provided by this page:
- GPU_MEMIO_1V8
- GPU_MEMIO_2V5
```



The diagram illustrates the internal circuitry of the FB_A and FB_B blocks. Each block is composed of a series of resistors (RP6101, RP6102, RP6100, RP6151, RP6152, RP6150) and a network of resistors (R6103, R6104, R6105, R6106, R6107, R6108, R6109, R6153, R6154, R6155, R6156, R6157, R6158, R6159) connected to various input and output pins. The diagrams are labeled with pin numbers and test conditions.

FB_A Block:

- Inputs:** FB_A_ADDR<11..0>, FB_A_BA<1..0>, FB_A_CS<1..0>, FB_A_RAS<1..0>, FB_A_CAS<1..0>, FB_A_WE<1..0>, FB_A_CKE, FB_A_CLKDDR_0<P,R>, FB_A_CLKDDR_0<N,R>, FB_A_CLKDDR_1<P,R>, FB_A_CLKDDR_1<N,R>, FB_A_DOM<7..0>, FB_A_DQS<7..0>, FB_A_DQ<63..0>.
- Outputs:** FB_A_CS<1..0>, FB_A_RAS<1..0>, FB_A_CAS<1..0>, FB_A_WE<1..0>, FB_A_CKE, FB_A_CLKDDR_0<P,R>, FB_A_CLKDDR_0<N,R>, FB_A_CLKDDR_1<P,R>, FB_A_CLKDDR_1<N,R>, FB_A_DOM<7..0>, FB_A_DQS<7..0>, FB_A_DQ<63..0>.

FB_B Block:

- Inputs:** FB_B_ADDR<11..0>, FB_B_BA<1..0>, FB_B_CS<1..0>, FB_B_RAS<1..0>, FB_B_CAS<1..0>, FB_B_WE<1..0>, FB_B_CKE, FB_B_CLKDDR_0<P,R>, FB_B_CLKDDR_0<N,R>, FB_B_CLKDDR_1<P,R>, FB_B_CLKDDR_1<N,R>, FB_B_DOM<7..0>, FB_B_DQS<7..0>, FB_B_DQ<63..0>.
- Outputs:** FB_B_CS<1..0>, FB_B_RAS<1..0>, FB_B_CAS<1..0>, FB_B_WE<1..0>, FB_B_CKE, FB_B_CLKDDR_0<P,R>, FB_B_CLKDDR_0<N,R>, FB_B_CLKDDR_1<P,R>, FB_B_CLKDDR_1<N,R>, FB_B_DOM<7..0>, FB_B_DQS<7..0>, FB_B_DQ<63..0>.

GPU (M11) Frame Buffer I/F	
SYNC_MASTER=N/A	SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	CLEP	DRAWING AIDS
--	------	--------------




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051	6939	0
---	-----	------	---

051-0525	
----------	--

SCALE	SHT	OF
	61	11



Page Notes

Power aliases required by this page:

- =PPIV8_FB_VDD
- =PPIV8_FB_VDDQ

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
RESETS Provided by GPU	RAM_DIFF	RAM_DIFF	FB_A_CLK_0	FB A CLKDDR 0 P 48 49
	RAM_DIFF	RAM_DIFF	FB_A_CLK_0	FB A CLKDDR 0 N 48 49
	RAM_DIFF	RAM_DIFF	FB_A_CLK_1	FB A CLKDDR 1 P 48 49
	RAM_DIFF	RAM_DIFF	FB_A_CLK_1	FB A CLKDDR 1 N 48 49
	RAM	RAM		FB A_CKE 48 49
	RAM	RAM		FB A_CS_L 48 49
	RAM	RAM		FB A_ADDR<11..0> 48 49
	RAM	RAM		FB A_BA<1..0> 48 49
	RAM	RAM		FB A_RAS_L 48 49
	RAM	RAM		FB A_CAS_L 48 49
	RAM	RAM		FB A_WE_L 48 49
	RAM	RAM		FB A_DQS<7..0> 48 49
	RAM	RAM		FB A_DQM<7..0> 48 49
	RAM	RAM		FB A_DQ<63..0> 48 49
	RAM	RAM		FB A_DQ<63..0> 48 49
	RAM	RAM		FB A_DQ<63..0> 48 49

GPU Frame Buffer A

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- =PPIV8_FB_VDD
- =PPIV8_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
RESETS Provided by GPU	RAM_DIFF	RAM_DIFF	FB_B_CLK_0_A	FB_B_CLKDDR_0_P 48 50
	RAM_DIFF	RAM_DIFF	FB_B_CLK_0_N	FB_B_CLKDDR_0_N 48 50
	RAM_DIFF	RAM_DIFF	FB_B_CLK_1	FB_B_CLKDDR_1_P 48 50
	RAM_DIFF	RAM_DIFF	FB_B_CLK_1	FB_B_CLKDDR_1_N 48 50
	RAM	RAM		FB_B_CKE 48 50
	RAM	RAM		FB_B_CS_L 48 50
	RAM	RAM		FB_B_ADDR<11..0> 48 50
	RAM	RAM		FB_B_BA<1..0> 48 50
	RAM	RAM		FB_B_RAS_L 48 50
	RAM	RAM		FB_B_CAS_L 48 50
	RAM	RAM		FB_B_WE_L 48 50
	RAM	RAM		FB_B_DQS<7..0> 48 50
	RAM	RAM		FB_B_DOM<7..0> 48 50
	RAM	RAM		FB_B_DQ<63..0> 48 50
	RAM	RAM		
	RAM	RAM		

GPU Frame Buffer B

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	63	115

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:



- =PP3V3_GPU_GPIOS
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:

- =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:

(NONE)



MULTI-FUNCTION GENERAL PURPOSE I/O		
GPIO_0	GPIO_1	GPIO_2
GPIO_3	GPIO_4	GPIO_5
GPIO_6	GPIO_7	GPIO_8
GPIO_9	GPIO_10	GPIO_11
GPIO_12	GPIO_13	GPIO_14
GPIO_15	GPIO_16	

GPU (M11) GPIOs/Straps

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	64	115

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PP3V3_GPU_CLOCKS
- =PP3V3_GPU_PWRSEQ
- =PPVIN_GPU_LVDDR_LDO
- =PP2V5_GPU_PWRSEQ
- =PP2V5_GPU_LVDDR_LDO
- =PP1V8_GPU_PWRSEQ
- =PP1V5_GPU_PWRSEQ

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

- GPU_SS
- GPU_LVDDR_2V8


NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
R650	ATI_CLK27M	CLOCK	CLOCK
R64	ATI_CLK27M	CLOCK	CLOCK
R65	ATI_CLK27M	CLOCK	CLOCK
R61	ATI_CLK27M_SS	CLOCK	CLOCK
R62	ATI_CLK27M_SS	CLOCK	CLOCK

27M OSC




SPREAD SPECTRUM SUPPORT


S0=1;S1=M => -1.5% DOWN-SPREAD



M11 Power Shutdown Sequencing



LVDDR 2.8V LDO



PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1188	353S1140	GPU_LVDDR_2V8	U6530	Primary in 2.77V/kit in 2.82V

GPU (M11) Clocks/Misc

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-6929 C

SCALE SHT OF

NONE 65 115

D

C

B

A

8



6

5

4

3

2


1

D

C

B

A



SYNC_MASTER=N/A	SYNC_DATE=N/A
-----------------	---------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051	6939	
---	-----	------	--

051-0525	9
----------	---

SCALE	SHT	OF
	66	11

NONE	66	11
------	----	----

--	--

1

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

NOTE: Target differential impedance for TMDs data pairs is 100 ohms.

C

B



5



2

NET_TYPE	
CING	PH

Lower TMDS Transmitter

SCALE	SHT	OF
	67	11



```
=PP1V5R3V3 DVO VREF 4
```



Page Notes

Power aliases required by this page:
- =PP3V3_RUN_SI

Signal aliases required by this page:
- =SI_I2C_CLK - =SI_TMDS_RESET_L
- =SI_I2C_DATA - =RP68xxPy (pinswappable series R)

BOM options provided by this page:
- TMDS_DUAL

Net Spacing Type: TMDS

Net Physical Type: TMDS



NOTE: Target differential impedance for
TMDS data pairs is 100 ohms.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR
	SPACING	PHYSICAL	
GPU_DVO_UPPER	DVO	DVO	GPU_DVOD<12..19>
GPU_DVOD20	DVO	DVO	GPU_DVOD<20>
GPU_DVO_UPPER	DVO	DVO	GPU_DVOD<21..23>
PROVIDED BY LOWER TMR			GPU_DVO_VSYNC
PROVIDED BY LOWER TMR			GPU_DVO_DE
PROVIDED BY LOWER TMR			GPU_DVO_CLKP
TMDS_DATA	TMDS	TMDS	SI_TMDS_D3
TMDS_DATA	TMDS	TMDS	SI_TMDS_D3
TMDS_DATA	TMDS	TMDS	SI_TMDS_D4
TMDS_DATA	TMDS	TMDS	SI_TMDS_D4
TMDS_DATA	TMDS	TMDS	SI_TMDS_D5
TMDS_DATA	TMDS	TMDS	SI_TMDS_D5
TMDS_D3	TMDS	TMDS	TMDS_D3
TMDS_D3	TMDS	TMDS	TMDS_D3
TMDS_D4	TMDS	TMDS	TMDS_D4
TMDS_D4	TMDS	TMDS	TMDS_D4
TMDS_D5	TMDS	TMDS	TMDS_D5
TMDS_D5	TMDS	TMDS	TMDS_D5


Upper DVO series termination

Place close to GPU


One for each of: GPU_DVOD<12..23>



Upper Channel Series Termination



Upper Channel Common-mode Termination



Upper TMDS Transmitter

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6929	C
SCALE	SHT	OF
NONE	68	115

LCD (LVDS) INTERFACE



INVERTER INTERFACE



Internal Display Conns

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.



SIZE DRAWING NUMBER REV.

D 051-6929 C

SCALE SHT OF


NONE 69 115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR	
	SPACING	PHYSICAL		
TEST0	TMDS_CONN	TMDS_CONN	TMDS_CONN_CLK	TMDS_CONN_CLKP
TEST0	TMDS_CONN	TMDS_CONN	TMDS_CONN_CLKN	TMDS_CONN_CLKN
TEST0	TMDS_CONN	TMDS_CONN	TMDS_CONN_DP<0>	TMDS_CONN_DP<0>
TEST0	TMDS_CONN	TMDS_CONN	TMDS_CONN_DP<1>	TMDS_CONN_DP<1>
TEST0	TMDS_CONN	TMDS_CONN	TMDS_CONN_DP<2>	TMDS_CONN_DP<2>
TEST0	TMDS_CONN	TMDS_CONN	TMDS_CONN_DP<3>	TMDS_CONN_DP<3>
TEST0	TMDS_CONN	TMDS_CONN	TMDS_CONN_DP<4>	TMDS_CONN_DP<4>
TEST0	TMDS_CONN	TMDS_CONN	TMDS_CONN_DP<5>	TMDS_CONN_DP<5>




S-VIDEO/COMP OUT INTERFACE


Place GND shorts at
graphics controller




TMDS FILTERING
PLACE CLOSE TO CONNECTOR
CRITICAL




DVI DDC CURRENT LIMIT
(55mA requirement per DVI spec)



DVI INTERFACE



DVI POWER SWITCH



External Display Conns

SYNC_MASTER=N/A	SYNC_DATE=1
-----------------	-------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
------	----------------	------


D	051-6929	
---	----------	--


B	051-0529	
---	----------	--

SCALE	SHT	OF
	70	11

NONE	70	11
------	----	----








NET TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
E15	CLOCK	CLOCK	

=PCI_CLK33M_CBUS 11 61

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

PC CARD/CARDBUS CONNECTOR

CRITICAL
J7490
QT500806-L121-9F
W-ST-SM



Cardbus

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6929 C

SCALE NONE SHT 74 OF 115

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
1a	CLOCK	CLOCK	

Page Notes

Power aliases required by this page:

- =PPVIO_PCI (to 3.3V or 5V)
- =PP3V3_PCI_USB2 (D3cold rail)


Signal aliases required by this page:

- =PCI_CLK33M_USB2
- =PCI_USB2_REQ_L
- =PCI_USB2_GNT_L
- =PCI_USB2_INT_L
- =PCI_USB2_IDSEL
- =PCI_USB2_RESET_L

```
BOM options provided by this page:
- USB2_NEC
```

```
PCI Devices implemented on this page:
AD27 (Slot "G") - USB2 (0x1033/0x0035)
```

NOTE: This USB2 implementation supports D3cold.





NEC USB2	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



SIZE D	DRAWING NUMBER 051-6929	REV. C
SCALE NONE	SHT 75	OF 115

HDD CONNECTOR

ODD CONNECTOR



ATA Connectors
Q16C/516S0357/M-ST-SM2-LF
Q41C/516S0335/M-ST-SM1-LF

HDD/ODD Connectors

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
SCALE		SHT	OF
NONE		82	115

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
<input type="checkbox"/>	(PROVIDED BY LINK PAGE)	CLOCK	CLOCK		ENET_CLK125M_GBE_REF_R
<input type="checkbox"/>	(PROVIDED BY LINK PAGE)	CLOCK	CLOCK		ENET_CLK125M_RX_R
<input type="checkbox"/>	(PROVIDED BY LINK PAGE)	CLOCK	CLOCK		ENET_CLK25M_TX_R
<input type="checkbox"/>	ENETCONN	ENETCONN	ENETCONN	ENETCONN_0	ENETCONN_0 P
<input type="checkbox"/>	ENETCONN	ENETCONN	ENETCONN	ENETCONN_0	ENETCONN_0 N
<input type="checkbox"/>	ENETCONN	ENETCONN	ENETCONN	ENETCONN_1	ENETCONN_1 P
<input type="checkbox"/>	ENETCONN	ENETCONN	ENETCONN	ENETCONN_1	ENETCONN_1 N
<input type="checkbox"/>	ENETCONN	ENETCONN	ENETCONN	ENETCONN_2	ENETCONN_2 P
<input type="checkbox"/>	ENETCONN	ENETCONN	ENETCONN	ENETCONN_2	ENETCONN_2 N
<input type="checkbox"/>	ENETCONN	ENETCONN	ENETCONN	ENETCONN_3	ENETCONN_3 P
<input type="checkbox"/>	ENETCONN	ENETCONN	ENETCONN	ENETCONN_3	ENETCONN_3 N
<input type="checkbox"/>	VESTA_CLK25M_XTAL	XTAL	XTAL		VESTA_CLK25M_XTALI
<input type="checkbox"/>		XTAL	XTAL		VESTA_CLK25M_XTALO
<input type="checkbox"/>		XTAL	XTAL		VESTA_CLK25M_XTALO_R

Page Notes

Power aliases required by this page:

- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
(NONE)

Net Spacing Type: ENET_MDI	
Line To Line:	0.38 mms
Length Tolerance:	50 mils
Primary Max Sep:	5 mils
Secondary Max Sep:	100 mils
Secondary Length:	500 mils

NOTE: Target differential impedance for
ENET data pairs is 100 ohms.

Vesta Ethernet LowPwr

Disables Vesta Ethernet Circuit











Circuit ensures Vesta LOWPWR signal is low when Vesta RESET* is asserted, and allows LOWPWR to assert when ethernet link is unpowered.



Vesta Config Straps:

HYM44.0> - PHY Address select (Internal Pull-downs)	MANN5 - Manual Master/Slave Configuration Select Sets manual master/slave configuration enable bit (Internal Pull-down)
EN_10B - TBI Interface Select	
1 - TBI/RTBI Mode	HUB - Repeater Select
0 - GMII/RGMII Mode (Internal Pull-down)	Sets Hub/DTE bit and master/slave configuration value bit (Internal Pull-down)
RGMIIEN - RGMII Enable	
1 - RGMII/RTBI Mode	ER - Edge Rate Select
0 - GMII/TBI Mode (Internal Pull-down)	1 - Rise time approx. 5 ns 0 - Rise time approx. 4 ns (Internal Pull-down)
FDX - Full-Duplex Select	AN_EN - Auto-Negotiation Select
Sets manual duplex mode bit (Internal Pull-up)	1 - Auto-negotiation enabled 0 - Auto-negotiation disabled (Internal Pull-up)
FI000 - Speed Select	
See table below (Internal Pull-up)	TXC_XRC_DELAY
	1 - If RGMII Mode enabled, XRC clock and GTCLK are delayed by 1.9 ns
SPD0 - Speed Select	
See table below (Internal Pull-down)	0 - No clock delay (Internal Pull-down)

AN_SN	FI000	SPD0	Description
0	0	0	Force 10BASE-T
0	0	1	Force 100BASE-TX
0	1	X	Force 1000BASE-T (test use only)
1	0	0	Auto-negotiate advertise 10BASE-T
1	0	1	Auto-negotiate advertise 10/100BASE-TX
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T
1	1	1	Auto-negotiate advertise 1000BASE-T






CRYSTAL LOAD CAPACITANCE IS 20PF





I2BORG SPECIFIC

Not convention-compliant,
'=VESTA_' should be
replaced with 'ENET_'
(6 nets)



Vesta Ethernet PHY	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6929	C
	SCALE	SHT	OF
	NONE	85	115



Ethernet Connector

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6929		C
SCALE		SHT	OF	
NONE		86	115	





FireWire Series Term

SYNC_MASTER=N/A

SYNC_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6929		C
SCALE		SHT	OF	
NONE		91	115	

[illegible]

A

[illegible]

[illegible]

</